Absapcf --The authors present the first SiGe HEMT mixer integrated circuit. The active mixer stage, operating up to lOGHz RF, has heen designed and realized using a 0 . 1~ gate length transistor technology. The design is based on a new large-signal simulation model developed for the SiGe HEMT. Good agreement between simulation and measurement is reached. The mixer exhibits 4.MB and 4.7dB conversion loss when down-converting 3.0GHz and 6DGHz signals, respectively, to M intermediate frequency of 500MHz using high-side injection of 5dBm local oscillator power. Conversion loss is less than 8dB for RF frequencies up to lOGHz with a mixer linearity of-8ddBm input related 1dB compression point.
I. INTRODUCTION
The High Electron Mobility Transistor (HEMT) concept today offers the highest transistor cut-off frequencies combined with power capability and low noise performance. These devices are rvell established on GaAs and InP substrates but their relatively high production cost makes them less attractive for many consumer applications. Realizing HEMT structures on Si substrates combines HEMT performance with low cost and the possibility of integration with other Si-based technologies. Such devices use the high mobility of electrons in a two-dimensional elechon gas (ZDEG) in a strained Si layer. Successful realization has been demonstrated with respectable device performance [I] - [I] . A transimpedance amplifier IC using the SiGe H E W has been reported in [SI. However, its design was not based on simulation due to the lack of models. As a consequence, the next step towards realization of integrated circuit prototypes in Si& HEMT technology was the development of a simulation model. An empirical large-signal model has been demonstrated in [6] . Based on these prerequisites, the fust SiCe HEMT mixer IC has been designed. processed and characterized. The design of an active mixer is, among other applications, well suited for demonstrating the technology's capabilities. It d e s use of the transistor's high frequency-as well as low noise performance. The high linearity inherent to HEMT technology will he advantageous for good mixer line;uity. Also, gain requirements are less stringent in the design of mixers. The contribution presents simulation and measurement results of an active mixer cell designed with 0.1pm gate length transistors. After a brief review of device features and the development of a large-signal simulation model for the SiGe H!3MT, the mixer circuit will be discussed in detail.
SIGE HEMT TECHNOLOGY
In the Si& HEMT. a ZDEG forms in a strained Si layer sandwiched between two n-doped SiGe supply layers [7] . In order to form relaxed SiGe layers, a graded buffer is grown on the Si wafer. l'he dpamic device model is based on analytical extraction of the small-signal model parameters at bias points over the whole IV plane [9] [lo]. LF dispersion effects play an important role in these devices, introducing frequency dependence to trans-and output wnductauce, and need to be included in the model in order to predict high-frequency behaviour. The dynamic large-signal I& characteristic is obtained through simultaneous optimisation of the device's trans-and output conductance extracted at high frequencies.
The model is implemented in the ADS simulation environment and can be verified against S-parameter measnrements Figure 3) . It is suitable for all types of simulations, ranging from small-signal to full largesignal analyses in the time-and frequency domain. 
1V.MIXER CIRCUIT
The presented mixer circuit uses a single-balanced Gilbert cell topology, with the differential LO signal being applied to the upper tradsistors of a differential stage ( Figure 4) . which act as current swikhes. The lower transistor acts as a common-souk amplifier to the W signal. Figure 5 shows the layout of the mixer. A redundancy for choosing the drain load resistors is contained. l'be IC is designed for on-wafer measurement and employs coplanar probe pads with IOOpin pitch. chi^ dimensions are oad-limited with a total size of For the merit of a simple circuit topology, the differential stage was not de-coupled from the 50'2 measurement environment via source follower stages. Therefore, the load impedance seen by the differential stage is the DC load resistor in parallel with 50R. Simulations indicate that conversion gain wuld be boosted significantly if source follower stages were included to increase the load impedance.
T T IFC IF
More complex mixer prototypes making use of a second metallization layer are currently being processed. They will include sowce follower-as !vel1 as on-chip singleended to differentid conversion stages.
V. EXPERIMENTAL RESULTS
The frequency translatiug measurement is performed with the Rohde&Schwarz ZVK vector network analyzer. Cable losses are taken into account and all power levels are corrected to the probe-tip reference plane. The differential LO signals are generated via an external BALUN which adds an additional IdB loss to the applied LO power. Intermediate frequency power is measured single-ended, with the second output port @-C) being terminated by a 5OQ impedance. A s a consequence, 3dB need to be added to the measwed conversion gain to describe the differential situation. Bias conditions are 5V supply voltage, a Vos of -0.2V for maximum transconductance of the amplifying transistor and 1.2V gate voltage for the switching transistors. At DC, the realized devices show an increased parasitic contact resistance of the drain and source implant areas, while above some comer frequency, the device characteristics take on theu initial values. As a result, effective gate-source bias voltages of the transistors are reduced, leading to an onset of conversion gain saturation at lower Lo power levels, but also to a reduction in gain.
The model accounts for this effect by parallel R-C networks at the drain and source terminals of the device.
The values of the increased I X contact resistance and the bypassing capacitance can be extracted from DC-IV and gain versus frequency (Szl) characteristics.
Conversion gain is found to be I -10.8dBm The mixer exhibits less than 8dB conversion loss for RF frequencies up to lOGHz (Figure 8 ). 
VI. CONCLUSION
On the basis of a new large-signal simulation model, the Funher improvement is expected from the inclusion of matching networks for operation at specific frequencies.
